Notice of References Cited

| Application/Control No. 10/604,059 | Reexaminatio | Applicant(s)/Patent Under Reexamination PEREZ ET AL. | | |
|------------------------------------|--------------|--|--|--|
| Examiner | Art Unit | | | |
| Nghia M. Doan | 2825 | Page 1 of 1 | | |

U.S. PATENT DOCUMENTS

| * | | Document Number Country Code-Number-Kind Code | Date MM-YYYY | Name | Classification |
|---|---|--|-----------------|----------------|----------------|
| * | Α | US-6,078,085 | 06-2000 | Suzuki, Hajime | 257/369 |
| * | В | US-5,369,595 | 11-1994 | Gould et al. | 716/17 |
| * | С | US-5,051,917 | 09-1991 | Gould et al. | 716/17 |
| * | D | US-4,988,636 | 01-1991 | Masleid et al. | 438/129 |
| * | Ε | US-6,900,969 | 05-2005 | Salling et al. | 361/56 |
| | F | US- | | | |
| | G | US- | | | |
| | Н | US- | | | |
| | 1 | US- | | | |
| | ٦ | US- | | | |
| | К | US- | | | |
| | L | US- | | | |
| | М | US- | | | |

FOREIGN PATENT DOCUMENTS

| * | | Document Number Country Code-Number-Kind Code | Date MM-YYYY | Country | Name | Classification |
|---|----|--|-----------------|---------|------|----------------|
| | N | | | | | |
| | 0 | | | | | |
| | Р | - | | | | |
| | Q | - | | | | |
| | R | | | | | |
| | ·S | | | | | |
| | T | | | | | |

NON-PATENT DOCUMENTS

| * | Ī | Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages) |
|---|---|---|
| * | U | Quincke J., Novel test structure for the investigation of the efficiency of guard ring used for I/O latch-up prevention, March 1990, Vol. 3, pages 35-39. |
| * | V | Ker et al., Automatic methodology for placing the guard ring into chip layout to prevent latch-up in CMOS IC's, Sept 2001, Vol. 1, pages 113-116. |
| | w | |
| | x | |

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)

Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.